



US009312225B2

(12) **United States Patent**
Chang et al.

(10) **Patent No.:** **US 9,312,225 B2**
(45) **Date of Patent:** ***Apr. 12, 2016**

(54) **BUMP STRUCTURE FOR STACKED DIES**

(71) Applicant: **Taiwan Semiconductor Manufacturing Company, Ltd.**, Hsin-Chu (TW)

(72) Inventors: **Hung-Pin Chang**, Taipei (TW);
Kuo-Ching Hsu, Chung-Ho (TW);
Chen-Shien Chen, Zhubei (TW);
Wen-Chih Chiou, Miaoli (TW);
Chen-Hua Yu, Hsin-Chu (TW)

(73) Assignee: **Taiwan Semiconductor Manufacturing Company, Ltd.**, Hsin-Chu (TW)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: **13/943,543**

(22) Filed: **Jul. 16, 2013**

(65) **Prior Publication Data**

US 2013/0299992 A1 Nov. 14, 2013

Related U.S. Application Data

(62) Division of application No. 12/331,900, filed on Dec. 10, 2008, now Pat. No. 8,513,119.

(51) **Int. Cl.**

H01L 23/48 (2006.01)

H01L 23/52 (2006.01)

(Continued)

(52) **U.S. Cl.**

CPC **H01L 23/5384** (2013.01); **H01L 21/6835** (2013.01); **H01L 23/481** (2013.01);

(Continued)

(58) **Field of Classification Search**

CPC H01L 23/481; H01L 23/5384; H01L 2225/06541

USPC 257/775
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,391,917 A 2/1995 Gilmour et al.
5,426,072 A 6/1995 Finnila

(Continued)

FOREIGN PATENT DOCUMENTS

CN 101752336 6/2010
JP 2009004730 1/2009

(Continued)

OTHER PUBLICATIONS

Ranganathan, N., et al., "Integration of High Aspect Ratio Tapered Silicon Via for Through-Silicon Interconnection," Electronic Components and Technology Conference, IEEE, 2008, pp. 859-865.


Primary Examiner — Howard Weiss

(74) *Attorney, Agent, or Firm* — Slater & Matsil, L.L.P.

(57) **ABSTRACT**

A bump structure that may be used for stacked die configurations is provided. Through-silicon vias are formed in a semiconductor substrate. A backside of the semiconductor substrate is thinned to expose the through-silicon vias. An isolation film is formed over the backside of the semiconductor substrate and the exposed portion of the through-silicon vias. The isolation film is thinned to re-expose the through-silicon vias. Bump pads and redistribution lines are formed on the backside of the semiconductor substrate providing an electrical connection to the through-silicon vias. Another isolation film is deposited and patterned, and a barrier layer is formed to provide contact pads for connecting to an external device, e.g., another die/wafer or circuit board.

21 Claims, 17 Drawing Sheets



- (51) **Int. Cl.**
- H01L 21/768* (2006.01) 6,770,528 B2 8/2004 Furukawa et al.
H01L 21/683 (2006.01) 6,800,930 B2 10/2004 Jackson et al.
H01L 23/538 (2006.01) 6,838,774 B2 1/2005 Patti
H01L 23/00 (2006.01) 6,841,883 B1 1/2005 Farnworth et al.
H01L 25/065 (2006.01) 6,873,054 B2 3/2005 Imiyazawa et al.
H01L 25/00 (2006.01) 6,882,030 B2 4/2005 Siniaguine
H01L 21/56 (2006.01) 6,897,125 B2 5/2005 Morrow et al.
6,908,856 B2 6/2005 Beyne et al.
6,914,336 B2 7/2005 Matsuk et al.
6,924,551 B2 8/2005 Rumer et al.
6,962,867 B2 11/2005 Jackson et al.
- (52) **U.S. Cl.**
- CPC *H01L 24/11* (2013.01); *H01L 24/12* (2013.01); *H01L 24/14* (2013.01); *H01L 24/16* (2013.01); *H01L 24/17* (2013.01); *H01L 24/81* (2013.01); *H01L 25/0657* (2013.01); *H01L 25/50* (2013.01); *H01L 21/568* (2013.01); *H01L 2221/68372* (2013.01); *H01L 2224/0231* (2013.01); *H01L 2224/02311* (2013.01); *H01L 2224/0401* (2013.01); *H01L 2224/05009* (2013.01); *H01L 2224/05027* (2013.01); *H01L 2224/0557* (2013.01); *H01L 2224/13009* (2013.01); *H01L 2224/13025* (2013.01); *H01L 2224/13099* (2013.01); *H01L 2224/13147* (2013.01); *H01L 2224/1401* (2013.01); *H01L 2224/1701* (2013.01); *H01L 2224/81001* (2013.01); *H01L 2224/812* (2013.01); *H01L 2224/81005* (2013.01); *H01L 2224/81193* (2013.01); *H01L 2224/81801* (2013.01); *H01L 2225/06513* (2013.01); *H01L 2225/06524* (2013.01); *H01L 2225/06541* (2013.01); *H01L 2924/0002* (2013.01); *H01L 2924/00014* (2013.01); *H01L 2924/014* (2013.01); *H01L 2924/01005* (2013.01); *H01L 2924/01006* (2013.01); *H01L 2924/01013* (2013.01); *H01L 2924/01015* (2013.01); *H01L 2924/01019* (2013.01); *H01L 2924/01022* (2013.01); *H01L 2924/01029* (2013.01); *H01L 2924/01033* (2013.01); *H01L 2924/01047* (2013.01); *H01L 2924/01073* (2013.01); *H01L 2924/01074* (2013.01); *H01L 2924/01075* (2013.01); *H01L 2924/01078* (2013.01); *H01L 2924/01079* (2013.01); *H01L 2924/04953* (2013.01); *H01L 2924/12042* (2013.01); *H01L 2924/14* (2013.01); *H01L 2924/15788* (2013.01); *H01L 2924/19041* (2013.01); *H01L 2924/19043* (2013.01)
- 7,015,581 B2 3/2006 Casey et al.
7,030,481 B2 4/2006 Chudzick et al.
7,049,170 B2 5/2006 Savastiou et al.
7,053,465 B2 5/2006 Benaissa et al.
7,060,601 B2 6/2006 Savastiouk et al.
7,071,546 B2 7/2006 Fey et al.
7,111,149 B2 9/2006 Eilert
7,122,912 B2 10/2006 Matsui
7,157,787 B2 1/2007 Kim et al.
7,186,343 B2 3/2007 Rabie et al.
7,186,643 B2 3/2007 Ahn et al.
7,193,308 B2 3/2007 Matsui
7,224,063 B2 5/2007 Agarwala et al.
7,262,495 B2 8/2007 Chen et al.
7,297,574 B2 11/2007 Thomas et al.
7,300,857 B2 11/2007 Akram et al.
7,335,972 B2 2/2008 Chanchani
7,354,798 B2 4/2008 Pogge et al.
7,355,273 B2 4/2008 Jackson et al.
7,358,180 B2 4/2008 Sakai et al.
7,514,775 B2 4/2009 Chao et al.
7,528,068 B2 5/2009 Soejima et al.
7,541,677 B2 6/2009 Kawano
7,544,605 B2 6/2009 Sparks et al.
7,772,081 B2 8/2010 Lin et al.
7,772,116 B2 8/2010 Akram et al.
7,816,227 B2 10/2010 Chen et al.
7,855,455 B2 12/2010 Purushothaman et al.
7,863,187 B2 1/2011 Hiatt et al.
7,915,710 B2 3/2011 Lee et al.
7,919,835 B2 4/2011 Akiyama
7,968,460 B2 6/2011 Kirby et al.
7,969,016 B2* 6/2011 Chen et al. 257/777
7,973,415 B2 7/2011 Kawashita et al.
7,999,320 B2 8/2011 Botula et al.
8,026,592 B2 9/2011 Yoon et al.
8,034,704 B2 10/2011 Komai et al.
8,058,708 B2 11/2011 Maebashi
8,097,961 B2 1/2012 Tanaka et al.
8,097,964 B2 1/2012 West et al.
8,174,124 B2 5/2012 Chiu et al.
8,193,092 B2 6/2012 Pratt
8,247,322 B2 8/2012 Chang et al.
8,264,077 B2 9/2012 Chiou et al.
8,294,261 B2 10/2012 Mawatari et al.
8,399,354 B2 3/2013 Chen
8,466,059 B2 6/2013 Chang et al.
8,513,119 B2 8/2013 Chang et al.
8,513,778 B2 8/2013 Tokitoh
8,841,773 B2* 9/2014 Chang et al. 257/774
- (56) **References Cited**
- U.S. PATENT DOCUMENTS
- 5,510,298 A 4/1996 Redwine
5,646,067 A 7/1997 Gaul
5,767,001 A 6/1998 Bertagnolli et al.
5,998,292 A 12/1999 Black et al.
6,034,436 A 3/2000 Iwasaki
6,184,060 B1 2/2001 Siniaguine
6,322,903 B1 11/2001 Siniaguine et al.
6,417,087 B1 7/2002 Chittipeddi et al.
6,448,168 B1 9/2002 Rao et al.
6,451,684 B1 9/2002 Kim et al.
6,465,892 B1 10/2002 Suga
6,472,293 B1 10/2002 Suga
6,498,381 B2 12/2002 Halahan et al.
6,538,333 B2 3/2003 Kong
6,599,778 B2 7/2003 Pogge et al.
6,639,303 B2 10/2003 Siniaguine
6,664,129 B2 12/2003 Siniaguine
6,693,361 B1 2/2004 Siniaguine et al.
6,740,582 B2 5/2004 Siniaguine
6,764,950 B2 7/2004 Noguchi et al.
- 2002/0084513 A1 7/2002 Siniaguine
2002/0113321 A1 8/2002 Siniaguine
2002/0182855 A1 12/2002 Agarwala et al.
2003/0148600 A1 8/2003 Furukawa et al.
2004/0048459 A1 3/2004 Patti
2004/0142505 A1 7/2004 Huang et al.
2004/0188822 A1 9/2004 Hara
2004/0245623 A1 12/2004 Hara et al.
2004/0248398 A1 12/2004 Ahn et al.
2005/0194691 A1 9/2005 Sakai et al.
2005/0200025 A1 9/2005 Casey et al.
2005/0221601 A1 10/2005 Kawano
2005/0233581 A1 10/2005 Soejima et al.
2006/0046468 A1 3/2006 Akram et al.
2006/0273465 A1 12/2006 Tamura
2006/0289968 A1 12/2006 Sulfridge
2007/0032061 A1 2/2007 Farnworth et al.

(56)

References Cited

U.S. PATENT DOCUMENTS

2007/0049016 A1 3/2007 Hiatt et al.
 2007/0172985 A1 7/2007 Huang et al.
 2008/0054444 A1 3/2008 Tuttle
 2008/0136023 A1 6/2008 Komai et al.
 2008/0211106 A1 9/2008 Chang et al.
 2008/0315433 A1 12/2008 Chen et al.
 2009/0014843 A1 1/2009 Kawashita et al.
 2009/0032960 A1 2/2009 Pratt
 2009/0032966 A1 2/2009 Lee et al.
 2009/0057909 A1 3/2009 Strothmann
 2009/0149023 A1 6/2009 Koyanagi
 2009/0152602 A1 6/2009 Akiyama
 2009/0250739 A1 10/2009 Johnson et al.
 2009/0269905 A1 10/2009 Chen et al.
 2009/0283898 A1 11/2009 Janzen
 2009/0315184 A1 12/2009 Tokitoh
 2010/0013060 A1 1/2010 Lamy et al.
 2010/0038800 A1 2/2010 Yoon et al.
 2010/0078770 A1 4/2010 Purushothaman et al.
 2010/0127394 A1 5/2010 Ramiah et al.
 2010/0140805 A1 6/2010 Chang et al.
 2010/0164117 A1 7/2010 Chen
 2010/0171197 A1 7/2010 Chang et al.
 2010/0171226 A1 7/2010 West et al.
 2010/0176494 A1 7/2010 Chen
 2010/0330798 A1 12/2010 Huang et al.
 2011/0049706 A1 3/2011 Huang et al.
 2011/0068466 A1 3/2011 Chen et al.
 2011/0121444 A1 5/2011 Wu et al.
 2011/0165776 A1 7/2011 Hsu et al.

2011/0186990 A1 8/2011 Mawatari et al.
 2011/0204969 A1 8/2011 Chen et al.
 2011/0227216 A1 9/2011 Tseng et al.
 2011/0233785 A1 9/2011 Koester et al.
 2011/0241217 A1 10/2011 Chang et al.
 2011/0266691 A1 11/2011 Lin et al.
 2011/0318917 A1 12/2011 Yoon et al.
 2012/0001337 A1 1/2012 Tsai et al.
 2012/0018863 A1 1/2012 Oganessian et al.
 2012/0086122 A1 4/2012 Cheng et al.
 2012/0193778 A1 8/2012 Mawatari
 2012/0211892 A1 8/2012 Kim et al.
 2012/0295437 A1 11/2012 Lu et al.
 2012/0313247 A1 12/2012 Yu et al.
 2012/0315753 A1 12/2012 Farooq et al.
 2013/0001799 A1 1/2013 Chang et al.
 2013/0299992 A1 11/2013 Chang et al.
 2014/0203439 A1 7/2014 Yu
 2014/0225277 A1 8/2014 Chang et al.

FOREIGN PATENT DOCUMENTS

JP 2009147218 7/2009
 KR 1020060054688 5/2006
 KR 1020060054689 5/2006
 KR 1020060054690 5/2006
 KR 1020080101635 11/2008
 TW 531892 5/2003
 TW 200737551 10/2007
 TW 200910557 A 3/2009
 TW 201036106 A 10/2010

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17

BUMP STRUCTURE FOR STACKED DIES

This application claims the benefit of U.S. application Ser. No. 12/331,900, filed Dec. 10, 2008, now U.S. Pat. No. 8,513, 119, entitled, "Method of Forming Bump Structure Having Tapered Sidewalls for Stacked Dies," which application is hereby incorporated herein by reference.

TECHNICAL FIELD

This invention relates generally to integrated circuits and, more particularly, to bump structures for use with semiconductor dies having through-silicon vias for stacked die configurations.

BACKGROUND

Since the invention of the integrated circuit, the semiconductor industry has experienced rapid growth due to continuous improvements in the integration density of various electronic components (e.g., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from repeated reductions in minimum feature size, which allows more components to be integrated into a given area.

These integration improvements are essentially two-dimensional (2D) in nature, in that the volume occupied by the integrated components is essentially on the surface of the semiconductor wafer. Although dramatic improvement in lithography has resulted in considerable improvement in 2D integrated circuit (IC) formation, there are physical limits to the density that can be achieved in two dimensions. One of these limits is the minimum size needed to make these components. Also, when more devices are put into one chip, more complex designs are required.

In an attempt to further increase circuit density, three-dimensional (3D) ICs have been investigated. In a typical formation process of a 3D IC, two dies are bonded together and electrical connections are formed between each die and contact pads on a substrate. For example, one attempt involved bonding two dies on top of each other. The stacked dies were then bonded to a carrier substrate and wire bonds electrically coupled contact pads on each die to contact pads on the carrier substrate. This attempt, however, requires a carrier substrate larger than the dies for the wire bonding.

More recent attempts have focused on through-silicon vias (TSVs). Generally, a TSV is formed by etching a vertical via through a substrate and filling the via with a conductive material, such as copper. The backside of the substrate is thinned to expose the TSVs, and another die is bonded to the exposed TSVs, thereby forming a stacked die package. If the substrate is to be bonded to another die/wafer using a different technology or pin-out, then a redistribution layer is needed.

The thermal budget is usually an issue because the substrate is bonded to a temporary carrier before the substrate is thinned and bonded. In order to achieve a low-temperature bonding process, solder balls are used for bonding another substrate to the TSVs. The requirement for a redistribution layer, however, requires additional layer processes to create the redistribution layer, and it is difficult to form the redistribution layer within the thermal budget.

Accordingly, there is a need for a better structure and method of bonding to TSV structures.

SUMMARY OF THE INVENTION

These and other problems are generally reduced, solved or circumvented, and technical advantages are generally

achieved, by embodiments of the present invention, which provides bump structures for use with semiconductor dies having through-silicon vias for a stacked die configuration.

In accordance with an embodiment of the present invention, a semiconductor device is provided. The semiconductor device has a semiconductor substrate with through-silicon vias extending through and protruding from a backside of the semiconductor substrate. A first isolation film is on the backside of the semiconductor substrate between adjacent ones of the through-silicon vias such that the isolation film does not extend beyond the through-silicon vias. Conductive elements having tapered sidewalls are electrically coupled to the through-silicon vias, and a second isolation film is on the first isolation film. In other embodiments, the conductive elements include a redistribution line and have a tapered sidewall. The redistribution line may be between the first isolation film and the second isolation film.

In accordance with another embodiment of the present invention, a method of forming a semiconductor device is provided. A semiconductor substrate having a through-silicon via extending from a first side into the semiconductor substrate is provided. The through-silicon via is exposed on a backside of the semiconductor substrate, and a first isolation film is formed on the backside of the semiconductor substrate such that the through-silicon via is exposed. A conductive element having tapered sidewalls is formed on the through-silicon via. A second isolation film of a different material than the first isolation film is formed on the first isolation film. A contact barrier layer is formed over the conductive element. The conductive element may include a redistribution line.

In accordance with yet another embodiment of the present invention, another method of forming a semiconductor device is provided. The method includes providing a first semiconductor substrate having a plurality of through-silicon vias extending from a circuit-side to a backside of the first semiconductor substrate and a conductive pad having tapered sidewalls being located over each of the plurality of through-silicon vias on the backside. The backside of the first semiconductor substrate has a first isolation film and a second isolation film on the first isolation film. A second semiconductor substrate having a plurality of top contacts is provided. The first semiconductor substrate and the second semiconductor substrate are bonded together, such that each of the top contacts of the second semiconductor substrate are electrically coupled with respective ones of the conductive pads on the first semiconductor substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGS. 1-13 illustrate intermediate stages in forming a semiconductor device having a bump structure that may be used in a stacked die configuration in accordance with an embodiment of the present invention;

FIG. 14 is a plan view of a pin-out configuration in accordance with an embodiment of the present invention; and

FIGS. 15-17 illustrate intermediate stages in forming a stacked die configuration in accordance with another embodiment of the present invention.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated,

however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.

Embodiments of the present invention relate to the use of metal bump pads with a substrate having through-silicon vias. As will be discussed below, embodiments are disclosed that integrate the metal bump pads and a redistribution layer, thereby enabling the simultaneous formation of the redistribution layer with the formation of the metal bumps. Furthermore, the metal bumps are preferably provided with tapered sidewalls, thereby providing a larger bonding interface for wafer and/or die stacking processes.

The intermediate stages of a method for forming a die having a bump structure and/or a redistribution layer suitable for use in a three-dimensional (3D) integrated circuit (IC) or stacked die configuration are illustrated in FIGS. 1-14. Throughout the various views and illustrative embodiments of the present invention, like reference numbers are used to designate like elements.

Referring first to FIG. 1, a semiconductor substrate **110** having electrical circuitry **112** formed thereon is shown. The semiconductor substrate **110** may comprise, for example, bulk silicon, doped or undoped, or an active layer of a semiconductor-on-insulator (SOI) substrate. Generally, an SOI substrate comprises a layer of a semiconductor material, such as silicon, formed on an insulator layer. The insulator layer may be, for example, a buried oxide (BOX) layer or a silicon oxide layer. The insulator layer is provided on a substrate, typically a silicon or glass substrate. Other substrates, such as a multi-layered or gradient substrate may also be used.

The electrical circuitry **112** formed on the semiconductor substrate **110** may be any type of circuitry suitable for a particular application. In an embodiment, the circuitry includes electrical devices formed on the substrate with one or more dielectric layers overlying the electrical devices. Metal layers may be formed between dielectric layers to route electrical signals between the electrical devices. Electrical devices may also be formed in one or more dielectric layers.

For example, the electrical circuitry **112** may include various N-type metal-oxide semiconductor (NMOS) and/or P-type metal-oxide semiconductor (PMOS) devices, such as transistors, capacitors, resistors, diodes, photo-diodes, fuses, and the like, interconnected to perform one or more functions. The functions may include memory structures, processing structures, sensors, amplifiers, power distribution, input/output circuitry, or the like. One of ordinary skill in the art will appreciate that the above examples are provided for illustrative purposes only to further explain applications of the present invention and are not meant to limit the present invention in any manner. Other circuitry may be used as appropriate for a given application.

Also shown in FIG. 1 are an etch stop layer **114** and an inter-layer dielectric (ILD) layer **116**. The etch stop layer **114** is preferably formed of a dielectric material having a different etch selectivity from adjacent layers, e.g., the underlying semiconductor substrate **110** and the overlying ILD layer **116**. In an embodiment, the etch stop layer **114** may be formed of SiN, SiCN, SiCO, CN, combinations thereof, or the like, deposited by chemical vapor deposition (CVD) or plasma-enhanced CVD (PECVD) techniques.

The ILD layer **116** may be formed, for example, of a low-K dielectric material, such as silicon oxide, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), fluorinated silicate glass (FSG), SiO_xC_y, Spin-On-Glass, Spin-On-Polymers, silicon carbon material, compounds thereof, compos-

ites thereof, combinations thereof, or the like, by any suitable method known in the art, such as spinning, CVD, and PECVD. It should also be noted that the etch stop layer **114** and the ILD layer **116** may each comprise a plurality of dielectric layers, with or without an etch stop layer formed between adjacent dielectric layers.

Contacts **118** are formed through the ILD layer **116** to provide an electrical contact to the electrical circuitry **112**. The contacts **118** may be formed, for example, by using photolithography techniques to deposit and pattern a photoresist material on the ILD layer **116** to expose portions of the ILD layer **116** that are to become the contacts **118**. An etch process, such as an anisotropic dry etch process, may be used to create openings in the ILD layer **116**. The openings are, preferably, lined with a diffusion barrier layer and/or an adhesion layer (not shown), and filled with a conductive material. Preferably, the diffusion barrier layer comprises one or more layers of TaN, Ta, TiN, Ti, CoW, or the like, and the conductive material comprises copper, tungsten, aluminum, silver, and combinations thereof, or the like, thereby forming the contacts **118** as illustrated in FIG. 1.

One or more inter-metal dielectric (IMD) layers **120** and the associated metallization layers (not shown) are formed over the ILD layer **116**. Generally, the one or more IMD layers **120** and the associated metallization layers are used to interconnect the electrical circuitry to each other and to provide an external electrical connection. The IMD layers **120** are preferably formed of a low-K dielectric material, such as fluorosilicate glass (FSG) formed by PECVD techniques or high-density plasma chemical vapor deposition (HDPCVD) or the like, and may include intermediate etch stop layers, similar to etch stop layer **114**. Top metal contacts **122** are provided in the uppermost IMD layer to provide external electrical connections.

Also shown in FIG. 1 are through-silicon vias **124**. The through-silicon vias **124** may be formed by any appropriate method. For example, openings may be formed extending into the semiconductor substrate **110** prior to forming the ILD layer **116** by, for example, one or more etching processes, milling, laser techniques, or the like. The openings are preferably lined with a liner, such as liner **126**, that acts as an isolation layer, and filled with a conductive material. Preferably, the liner **126** comprises one or more layers of SiN, an oxide, a polymer, or the like, and the conductive material comprises copper, tungsten, aluminum, silver, and combinations thereof, or the like, thereby forming the through-silicon vias **124**. Other materials, including conductive diffusion barrier layers, such as TaN, Ta, TiN, Ti, CoW, or the like, may also be used.

It should be noted that the through-silicon vias **124** are illustrated as extending in the semiconductor substrate **110** from a top surface of the semiconductor substrate **110** for illustrative purposes only and that other arrangements may be utilized. For example, in another embodiment the through-silicon vias **124** may extend from a top surface of the ILD layer **116** or one of the IMD layers **120**. For example, in an embodiment, the through-silicon vias **124** are formed by creating openings extending into the semiconductor substrate **110** after forming the contacts **118** by, for example, one or more etching processes, milling, laser techniques, or the like. The openings are also preferably lined with a liner, such as liner **126**, that acts as an isolation layer, and filled with a conductive material as discussed above.

Conductive bumps **128**, such as metal bumps formed of Cu, W, CuSn, AuSn, InAu, PbSn, or the like, are formed on the top metal contacts **122**, and a carrier substrate **130** is attached to a top surface of the IMD layers **120** using an adhesive **132**.

5

Generally, the carrier substrate **130** provides temporary mechanical and structural support during subsequent processing steps. In this manner, damage to the semiconductor substrate **110** is reduced or prevented.

The carrier substrate **130** may comprise, for example, glass, silicon oxide, aluminum oxide, and the like. The adhesive **132** may be any suitable adhesive, such as an ultraviolet (UV) glue, which loses its adhesive property when exposed to UV lights. The preferred thickness of the carrier substrate **130** is preferably between about a few mils to about tens of mils.

FIG. 2 illustrates a thinning process performed on a backside of the semiconductor substrate **110** to expose the through-silicon vias **124**/liners **126** in accordance with an embodiment of the present invention. The thinning process may be performed using a mechanical grinding process, a chemical mechanical polishing (CMP) process, an etching process, and/or a combination thereof. For example, initially a planarizing process, such as grinding or a CMP, may be performed to initially expose the through-silicon vias **124**. Thereafter, a wet or dry etching process having a high etch-rate selectivity between the material of the liners **126** and the material of the semiconductor substrate **110** may be performed to recess the semiconductor substrate **110**, thereby leaving the through-silicon vias **124** and the liners **126** protruding from the underside of the semiconductor substrate **110** as illustrated in FIG. 2. In an embodiment in which the through-silicon vias **124** are formed of copper and the liners **126** are formed of TaN, the semiconductor substrate **110** may be recessed by, for example, performing a dry etch process using HBr/O_2 , $\text{HBr}/\text{Cl}_2/\text{O}_2$, SF_6/CL_2 , SF_6 plasma, or the like. Preferably, the through-silicon vias **124** and the liners **126** are exposed in the range of about sub- μm to about a few μm s.

FIG. 3 illustrates a first isolation film **310** formed over the backside of the semiconductor substrate **110** (or a native oxide that may be formed on the surface of the semiconductor substrate **110**) in accordance with an embodiment of the present invention. In a preferred embodiment, the first isolation film **310** is a dielectric material, such as SiN, an oxide, SiC, SiON, a polymer, or the like, and may be formed by, for example, spin-coating, printing, a CVD process, or the like. Preferably, the first isolation film **310** is formed using a low-temperature process, e.g., using temperatures less than 250°C . by a PECVD process, preventing the bonding adhesive from degrading to ensure the mechanical strength throughout the integration process. The first isolation film **310** is preferably formed having a thickness sufficient to cover the exposed through-silicon vias **124**.

Depending on the process utilized to form the first isolation film **310**, it may be desirable to perform a planarization process. In particular, some methods of deposition, such as spin-coating, create a planar surface, but other methods, such as a CVD process, form a conformal layer, and as a result, it may be desirable to perform a planarization process, such as a grinding or CMP process, to create a planar surface as illustrated in FIG. 3.

FIG. 4 illustrates a second exposure of the through-silicon vias **124** in accordance with an embodiment of the present invention. The thinning process may be performed using a mechanical grinding process, a CMP process, an etching process, and/or a combination thereof. For example, initially a planarizing process, such as grinding or a CMP, may be performed to initially expose the through-silicon vias **124**. Thereafter, a wet or dry etching process having a high etch-rate selectivity between the material of the through-silicon vias **124** and the liners **126** and the material of the first isolation film **310** may be performed to recess the first isolation film **310**, thereby leaving the through-silicon vias **124** pro-

6

truding from the underside of the isolation film **310** as illustrated in FIG. 4. In an embodiment in which the through-silicon vias **124** are formed of copper and the first isolation film **310** is formed of silicon dioxide, the first isolation film **310** may be recessed by performing a wet etch using hydrofluoric acid or a dry etching process. Other processes and materials may be used. Preferably, the through-silicon vias **124** are exposed in the range of about sub- μm to about a few μm s.

FIG. 4 also illustrates removing the liners **126** from the exposed portions of the through-silicon vias **124** along with the recess step of the first isolation film **310**.

Referring now to FIG. 5, a conformal seed layer **510** is deposited over the surface of the isolation film **310** and the exposed portions of the through-silicon vias **124**. The seed layer **510** is a thin layer of a conductive material that aids in the formation of a thicker layer during subsequent processing steps. In an embodiment, the seed layer **510** may be formed by depositing a thin conductive layer, such as a thin layer of Cu, Ti, Ta, TiN, TaN, or the like, using CVD or PVD techniques. For example, a layer of Ti is deposited by a PVD process to form a barrier film and a layer of Cu is deposited by a PVD process to form a seed layer.

FIG. 6 illustrates a first patterned mask **610** formed over the seed layer **510** in accordance with an embodiment of the present invention. The first patterned mask **610** will act as a mold for forming conductive pads and redistribution lines in subsequent processing steps. The first patterned mask **610** may be a patterned photoresist mask, hard mask, or the like. In a preferred embodiment, a photoresist material is deposited to a thickness of about sub- μm s to about several μm s and patterned to form openings **612** over the through-silicon vias **124**.

It should be noted that the embodiment illustrated in FIG. 6 preferably utilizes a re-entrant profile such that the openings **612** are wider along the bottom of the openings along the seed layer **510** than the top portion of the openings **612**. The re-entrant profile may be created by any suitable technique, such as the use of multiple photoresist layers with different patterning properties and one or more exposures, diffusion techniques, an image reversal process, or the like. In other embodiments, however, the first patterned mask **610** may utilize a taper profile such that the openings **612** are narrower along a bottom of the opening along the seed layer **510** than the top portion of the openings **612**.

Thereafter, conductive elements **710** are formed in the openings **612** (see FIG. 6) as illustrated in FIG. 7. The conductive elements **710** are preferably metal, such as copper, tungsten, or other conductive metal, and may be formed, for example, by electroplating, electroless plating, or the like. In an embodiment, an electroplating process is used wherein the wafer is submerged or immersed in the electroplating solution. The wafer surface is electrically connected to the negative side of an external DC power supply such that the wafer functions as the cathode in the electroplating process. A solid conductive anode, such as a copper anode, is also immersed in the solution and is attached to the positive side of the power supply. The atoms from the anode are dissolved into the solution, from which the cathode, e.g., the wafer, acquires, thereby plating the exposed conductive areas of the wafer, e.g., exposed portions of the seed layer **510** within the openings **612**.

It should be noted that the conductive elements **710** may be contact pads and/or redistribution lines. As illustrated in FIG. 14, which is a plan view of the embodiments illustrated in FIGS. 1-13, the conductive element **710** on the left side of FIG. 7 is a contact pad, whereas the conductive element **710**

7

on the right side of FIG. 7 is a contact pad and a redistribution line. The redistribution line allows an electrical connection to another device, such as a die, wafer, packaging substrate, or the like, at a location other than the location of the TSV. This allows for greater flexibility and a higher degree of independence regarding the placement of the TSVs, the electrical circuitry on the substrate, and the pin-out locations.

FIG. 8 illustrates the removal of the first patterned mask 610 (see FIGS. 6 and 7) in accordance with an embodiment of the present invention. In an embodiment in which the first patterned mask 610 is a photoresist mask, a plasma ashing or wet strip process may be used to remove the first patterned mask 610. One preferred plasma ashing process uses an O₂ flow rate of about 1000 sccm to about 2000 sccm at a pressure of about 300 mTorr to about 600 mTorr and at power of about 500 Watts to about 2000 Watts and at a temperature of about 80° C. to about 200° C., for example. Optionally, the plasma ashing process may be followed by a wet dip in a sulfuric acid (H₂SO₄) solution to clean the wafer and remove remaining photoresist material.

FIG. 9 illustrates removal of the exposed portions of the seed layer 510. Exposed portions of the seed layer 510 may be removed by, for example, a wet etching process.

FIG. 10 illustrates formation of a second isolation film 1010 in accordance with an embodiment of the present invention. The second isolation film 1010 may be formed using similar processes and materials as those used to form the first isolation film 310. It is preferable, however, that the material used to form the second isolation film 1010 have a high etch rate selectivity with the material used to form the first isolation film 310. In this manner, the first isolation film 310 (and the conductive elements 710) may be used as an etch stop when patterning the second isolation film 1010 in a subsequent processing step. The second isolation film 1010 preferably has a thickness of about 2000 Å to about 8000 Å. As will be discussed below, the second isolation film 1010 will be patterned to isolate portions of the redistribution line while leaving contact pad locations exposed.

FIG. 11 illustrates forming a second patterned mask 1110 in accordance with an embodiment of the present invention. The second patterned mask 1110 may be formed using similar materials, e.g., photoresist or hard mask materials, and similar processes as the first patterned mask 610. It should be noted, however, that the first patterned mask 610 preferably utilized techniques that created a re-entrant pattern, but the second patterned mask 1110 has a vertical pattern. As such, for example, any suitable photolithography technique may be used to create the second patterned mask 1110.

FIG. 12 illustrates patterning the second isolation film 1010 and removing the second patterned mask 1110 in accordance with an embodiment of the present invention. For example, in an embodiment in which the second isolation film 1010 is formed of silicon nitride and the first isolation film 310 is formed of silicon dioxide, the second isolation film 1010 may be patterned using a dry etching process, wherein the process has a high etch rate selectivity between the silicon nitride of the second isolation film 1010 and the silicon dioxide of the first isolation film 310.

After patterning the second isolation film 1010, the second patterned mask 1110 may be removed as illustrated in FIG. 12. The second patterned mask 1110 may be removed by, for example, a plasma ashing process or a wet strip process as discussed above with reference to FIG. 7. Optionally, a cleaning step, such as a wet dip in sulfuric acid, may be performed after removing the second patterned mask 1110 to remove any contaminants from the surface.

8

FIG. 13 illustrates forming a contact barrier layer 1310 in accordance with an embodiment of the present invention. The contact barrier layer 1310 represents the conductive contact points where external devices, e.g., another die, wafer, circuit board, package board, or the like, make an electrical connection. The contact barrier layer 1310 is in electrical contact with the TSVs 124, which in turn are in electrical contact with electrical circuitry formed on the substrate, such as electrical circuitry 112, or to another external device, such as another die, wafer, circuit board, package board, or the like.

In an embodiment, the contact barrier layer 1310 is formed of a metal or metal alloy, such as Ni, Au, Cu, or the like, using electroless plating techniques. Other methods and techniques, however, may be used. The material for the contact barrier layer 1310 should be selected to enhance the adhesion properties between the conductive elements 710 and the contact element on the external device. It should be noted that the conductive elements 710 and the contact barrier layer 1310 together form contact pads on which other devices, such as dies, wafers, substrates, or the like, may be connected.

FIG. 14 is a plan view of an arrangement of the contact pads 1410 and the redistribution lines 1412 in accordance with an embodiment of the present invention. FIGS. 1-13 are cross section views taken along the A-A line. The second isolation film 1010 acts as a passivation layer and covers the backside of the substrate, except for the exposed contact pads 1410 (e.g., the contact barrier layer 1310 and the underlying conductive elements 710). The second isolation film 1010 is formed over the redistribution lines, which are shown by the dotted lines.

It should be appreciated that the embodiments discussed above allow the simultaneous formation of the contact pads and the redistribution line. The use of a redistribution layer allows the same design to be utilized with different pin-outs and technologies. The conductive bumps with tapered sidewalls also provide a larger bonding interface for wafer and/or die stacking processes.

FIGS. 15-17 illustrate bonding the structure discussed above with reference to FIGS. 1-14 to another structure in accordance with an embodiment of the present invention. In particular, a substrate 1510 is shown having top metal contacts 1512 and connection elements 1514. The connection elements 1514 may be, for example, solder balls. The substrate 1510 may be attached to the semiconductor substrate 110 by aligning the connection elements 1514 with the contact pads 1410 and applying pressure and/or heat to cause the connection elements 1514 to adhere and form an electrical connection to the contact barrier layer 1310 as illustrated in FIG. 16. Due to the taper-like shape of the contact barrier layer 1310 and the conductive elements 710, a larger wetting surface for the bonding interface is provided, thereby creating a better electrical connection as well as providing additional structural support.

As illustrated in FIG. 17, the temporary carrier substrate 130 may be removed, allowing the conductive bumps 128 on the circuit-side of the semiconductor substrate 110 to be bonded to another die, wafer, substrate, or board. Thereafter, other back-end-of-line processing techniques suitable for the particular application may be performed. For example, a filler material may be injected between stacked dies, an encapsulant may be formed, a singulation process may be performed to singulate individual stacked-die packages, and the like, may be performed. It should be noted, however, that embodiments of the present invention may be used in many different situations. For example, embodiments of the present inven-

tion may be used in a die-to-die bonding configuration, a die-to-wafer bonding configuration, or a wafer-to-wafer bonding configuration.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

What is claimed is:

1. A semiconductor device comprising:

- a first semiconductor substrate;
- through-silicon vias extending through the first semiconductor substrate, the through-silicon vias protruding from a backside of the first semiconductor substrate;
- a first isolation film on the backside of the first semiconductor substrate between adjacent ones of the through-silicon vias, the first isolation film not extending beyond the protruding through-silicon vias;
- a conductive element having a tapered sidewall and a top surface and being electrically coupled to at least one of the through-silicon vias;
- a second isolation film on the first isolation film and at least a portion of the tapered sidewall and top surface of the conductive element, the second isolation film being a conformal film; and
- a solder connection element on the conductive element.

2. The semiconductor device of claim 1, wherein the conductive element includes a redistribution line, wherein the conductive element and the redistribution line is a single continuous material.

3. The semiconductor device of claim 2, wherein the second isolation film overlies at least part of the redistribution line.

4. The semiconductor device of claim 1, wherein the first isolation film is a different material than the second isolation film.

5. The semiconductor device of claim 1, further comprising a contact barrier layer overlying at least a portion of the conductive element, at least a portion of the contact barrier layer being interposed between the conductive element and the solder connection element.

6. The semiconductor device of claim 1, further comprising a liner along sidewalls of the through-silicon vias.

7. The semiconductor device of claim 6, wherein the liner does not extend beyond a top surface of the first isolation film.

8. The semiconductor device of claim 1, further comprising:

- a contact barrier layer overlying the conductive element; and
- a second semiconductor substrate, the second semiconductor substrate having an external metal contact, wherein the solder connection element is interposed between the contact barrier layer and the external metal contact.

9. The semiconductor device of claim 8, wherein the solder connection element extends down the tapered sidewall of the conductive element.

10. A semiconductor device comprising:

- a substrate;
- through vias extending through the substrate, the through vias comprising a conductive region extending through the substrate and a dielectric liner between the conductive region and the substrate, the conductive region and the dielectric liner protruding from a backside of the substrate;
- a first isolation film on the backside of the substrate between adjacent ones of the through vias, the conductive region of the through vias protruding from the first isolation film;
- a conductive element having a tapered sidewall and contacting at least one of the through vias, the conductive element being directly on the first isolation film and having a wider dimension along an interface between the conductive element and the first isolation film than at a location farther away from the interface between the conductive element and the first isolation film;
- a conductive conformal layer interposed between the protruding portion of the conductive region of the at least one through via and the conductive element, the conductive conformal layer having a different material composition than both the conductive region of the at least one through via and the conductive element;
- a second isolation film on the first isolation film and at least a portion of the conductive element;
- a contact barrier layer partially covering the conductive element; and
- a solder connection element on the contact barrier layer.

11. The semiconductor device of claim 10, wherein the conductive element includes a redistribution line, wherein the conductive element and the redistribution line is a single continuous material.

12. The semiconductor device of claim 11, wherein the second isolation film overlies at least part of the redistribution line.

13. The semiconductor device of claim 11, wherein the first isolation film is a different material than the second isolation film.

14. The semiconductor device of claim 10, wherein the dielectric liner does not extend beyond a top surface of the first isolation film.

15. A semiconductor device comprising:

- a first substrate;
- a first isolation film over a first side of the first substrate;
- a conductive element having a tapered sidewall and a top surface over the first isolation film, the conductive element having a wider dimension along an interface between the conductive element and the first isolation film than at a location farther away from the interface between the conductive element and the first isolation film, the conductive element having a first thickness from the top surface of the conductive element to the first isolation film;
- a through via extending from a second side of the first substrate to the first side of the first substrate, the through via having a conductive region extending into the conductive element, the conductive element being wider than the through via at the interface between the conductive element and the first isolation film;
- a second isolation film on the first isolation film, the second isolation film being in direct contact with at least a portion of the top surface and the tapered sidewall of the

11

conductive element, the second isolation film being a conformal film with a second thickness, the second thickness being less than the first thickness; and a contact barrier layer in direct contact with the conductive element.

16. The semiconductor device of claim **15**, further comprising:

a second substrate, the second substrate having an external conductive contact; and
a conductive connection element interposed between the contact barrier layer and the external conductive contact, the conductive connection element being in direct contact with the contact barrier layer.

17. The semiconductor device of claim **16**, wherein the conductive connection element extends down the tapered sidewall of the conductive element.

18. The semiconductor device of claim **15**, wherein the conductive element includes a redistribution line.

12

19. The semiconductor device of claim **18**, wherein the second isolation film overlies at least part of the redistribution line.

20. The semiconductor device of claim **15**, wherein the through via comprises a liner between the conductive region and the first substrate, the liner terminating at a top surface of the first isolation film.

21. The semiconductor device of claim **1** further comprising:

a conductive conformal layer interposed between the protruding portion of the at least one of the through-silicon vias and the conductive element, the conductive conformal layer having a different material composition than both the at least one of the through-silicon vias and the conductive element.

* * * * *